

Europäisches Patentamt

Europ an Pat nt Office

Office uropéen des brevets



(11) **EP 1 168 462 A1**

(12)

EUROPEAN PATENT APPLICATION published in accordance with Art. 158(3) EPC

- (43) Date of publication: 02.01.2002 Bulletin 2002/01
- (21) Application number: 01902672.3
- (22) Date of filing: 31.01.2001


- (51) Int Cl.7: H01L 33/00
- (86) International application number: PCT/JP01/00623
- (87) International publication number: WO 01/57935 (09.08.2001 Gazette 2001/32)
- (84) Designated Contracting States:

 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

 MC NL PT SE TR
- (30) Priority: 31.01.2000 JP 2000021458
- (71) Applicant: Nippon Sheet Glass Co., Ltd. Osaka-shi, Osaka 541-0041 (JP)
- (72) Inventors:
 - OHNO, Seiji c/o Nippon Sheet Glass Co., Ltd.
 Osaka-shi Osaka 541-00 41 (JP)
 - KUSUDA, Yukihisa Nippon Sheet Glass Co., Ltd. Osaka-shi Osaka 541-0041 (JP)
- (74) Representative: Wilson Gunn M'Caw 41-51 Royal Exchange, Cross Street Manchester M2 7BD (GB)

(54) LIGHT-EMITTING THYRISTOR MATRIX ARRAY AND DRIVER CIRCUIT

(57) A light-emitting thyristor matrix array in which the area of a chip may be decreased is provided. A plurality of three-terminal light-emitting thyristors are arrayed in one line in parallel with the long side of the chip, a plurality of bonding pads are arrayed in one line in parallel with the long side of the chip. Thereby, the area of the chip becomes smaller.



Description

TECHNICAL FIELD

[0001] The present invention relates to a light-emitting thyristor matrix array formed on a chip, particularly to a light-emitting thyristor matrix array in which an area of the chip may be made small. The present invention further relates to a driver circuit for the array.

BACKGROUND ART

[0002] In an light-emitting element array used in a writing head of an optical printer, it is essentially required to derive the same number of lines from light-emitting elements as that of light-emitting elements. A wire bonding method is generally used for the derivation of lines. Therefore, the following problems are caused as the density of light-emitting elements is increased.

- A product cost becomes larger due to the increase of an area of a wire bonding pad on a light-emitting element array chip, i.e. an area of the chip.
 A production cost becomes larger due to the increase of the number of wire bondings.
- (3) A production becomes difficult as the pitch of wire bonding becomes smaller.
- (4) A product cost is increased because driver circuits, the number thereof is equal to that of light-emitting elements, are generally required.

[0003] An area of one bonding pad is several times or more compared with an area of one light-emitting element, so that the increase of light-emitting elements density leads to the increase of chip area.

[0004] In order to avoid these problems, a light-emitting diode (LED) array matrix array, a light-emitting thyristor matrix array, and so on have been proposed.

[0005] Fig.1 shows an example of the light-emitting thyristor matrix array. According to this matrix array, a plurality of three-terminal light-emitting thyristors T_1 , T_2 , T_3 , ... are arrayed in one line. These thyristors are divided into groups four by four. Anodes of the thyristors in each group are commonly connected to anode terminals A_1 , A_2 , A_3 , ..., respectively, gates of the thyristors in each group are separately connected to gate-selecting lines G_1 - G_4 , and cathodes of all the thyristors are commonly connected to a cathode line K.

[0006] The lighting up of thyristors T_1 , T_2 , T_3 , \cdots is determined by a combination of voltage levels of the gate-selecting lines G_1 - G_4 and voltage levels of the anode terminals A_1 , A_2 , A_3 , \cdots . As this matrix array is a type of cathode common, when the cathode line K is at L level and an anode terminal A_i is at H level while one gate-selecting line G_i being at L level and the others H level, a light-emitting thyristor $T_{i+4(i+1)}$ is lighted up.

[0007] In a conventional light-emitting element array in which N (N is an integer ≥2) light-emitting elements

are arrayed, N control terminals are required to be derived in order to control N light-emitting elements. On the contrary, the number of control terminals is (N/M+M) in the light-emitting thyristor matrix array including M (M is an integer≧2) gate-selecting lines. The number of the thyristors which may be lighted up at the same time is equal to that of the anode terminals in the light-emitting thyristor matrix array. Also, the light emission duty ratio is equal to 1/M. Assuming that N is equal to 128 in the array of Fig.1, the number of the anode terminals is equal to 32 since the number of the gate-selecting lines is 4.

[0008] Using the light-emitting thyristor matrix array, the number of bonding pads on a matrix array chip may be decreased. The number M of the gate-selecting lines in this structure in which the number of bonding pads may be decreased is selected in such a manner that M is an integer near to N¹/² and N/M is an integer. For example, when M=8 or M=16 is selected in case of N=128, the number of bonding pads is 24 and this is a minimum value. Therefore, it is possible to make the chip area small, resulting in the decrease of the chip cost. The circuit structure in Fig.1 using light-emitting thyristors has been proposed by the present applicant, and Japanese Patent has already been issued (Japanese Patent No. 2807910) that is incorporated herein by reference.

[0009] While the number of bonding pads may be decreased to the minimum value as described above, the chip area is not guaranteed to be minimum. A matrix array chip is generally sliced in parallelogram (e.g., rectangle). The length of a long side of the chip is determined by the product of the array pitch and the number of the light-emitting thyristors, and the length of a short side is principally determined by the summation of the width of one light-emitting thyristor, the width of wirings and the width bonding pads. The area required for one bonding pad is decided by the performance of a wire bonding machine, so that it is impossible for the length of a short side of the chip to be short, unless the number of rows of bonding pads is reduced. Therefore, the area of the chip is not decreased, even if the number of bonding pads is reduced.

DISCLOSURE OF THE INVENTION

[0010] The object of the present invention is to provide a light-emitting thyristor matrix array in which the area of a chip may be decreased.

[0011] In order to decrease the area of the chip, bonding pads are arrayed in one line parallel to a long side of the chip to make the length of a short side of the chip small. The bonding pads may be arrayed in one line by increasing the number M of gate-selecting lines to decrease the number of bonding pads. However, if the number of the gate-selecting lines is increased, then the length of a short side of the chip is increased because the gate-selecting lines are elongated end to end of the chip and in parallel with the long side of the chip. There-

3

fore, it is required that the number of gate-selecting lines is determined so that the bonding pads may be arrayed in one line and the number M of the gate-selecting lines becomes as small as possible.

[0012] In a light-emitting thyristor matrix array comprising N (N is an integer≥2) three-terminal light-emitting thyristors arrayed in one line, cathodes or anodes of the N light-emitting thyristors are connected to a common terminal, M (M is an integer≥2) gate-selecting lines are provided, the gate of kth light-emitting thyristor is connected to ith [i={(k-1) MOD M}+1] gate-selecting line G_i, wherein "(k-1) MOD M" means a remainder when (k-1) is divided by M, and the anode or cathode (which is not connected to the common terminal) of the kth lightemitting thyristor is connected to jth [j={(k-i)/M}+1] anode terminal A_i or cathode terminal K_i.

[0013] In this case, the number M of the gate-selecting lines is selected so as to satisfy the relationship of L/{(N/M)+M}>p, wherein "L" is a length of the long side of the chip, and "p" is a critical value of array pitch of the bonding pads. The value of "p" may be small when a high accuracy wire bonding machine is used, but too small value make an operation time longer. Therefore, the value of "p" is practically around 75µm.

[0014] According to the present invention, the anodes or cathodes may be connected to selecting lines. In this case, cathodes or anodes of the N light-emitting thyristors are connected to a common terminal, M (M is an integer ≥ 2) anode-selecting lines or cathode-selecting lines are provided, the anode or cathode which is not connected to the common terminal of the kth light-emitting thyristor is connected to ith [i={(k-1) MOD M}+1] anode-selecting line A_i or cathode-selecting lines K_i, and the gate of the kth light-emitting thyristor is connected to jth [j=<(k-i)/M)+1] gate terminal G_i .

[0015] A light-emitting thyristor matrix array chip including a plurality of bonding pads arrayed in one line in parallel with the long side of the chip is positioned adjacent to a driver IC. The terminal of the light-emitting thyristor matrix array chip are connected through bonding wires directly to that of the driver IC.

[0016] In the structure such that the matrix array chip and the driver IC are connected directly by bonding wires, the array pitch of the bonding pads of the chip is to be substantially the same as that of the bonding pads of the driver IC. Consequently, as the resolution of the light-emitting thyristor matrix array is varied, different driver ICs must be prepared. Therefore, many types of driver ICs are required, resulting in an increase in product cost.

[0017] Another object of the present invention, therefore, is to provide a driver IC commonly applicable to a plurality of light-emitting thyristor matrix arrays each having a different resolution.

[0018] In case of the three-terminal light-emitting thyristor matrix array, the bonding pads may be arrayed in one line by selecting the number of the gate-selecting lines to decrease the number of the bonding pads, as

described above. Accordingly, when the number of the gate-selecting lines is decided for some resolution of the matrix array, the number of the anode terminals is determined. If the resolution is desired to be increased by a factor of two, then a light-emitting thyristor matrix array chip in which only the number of gate-selecting lines is increased by two times may be prepared. Therefore, the light-emitting matrix array chip having different resolution may be driven by the same driver IC including excess gate-selecting line driving circuits without varying the number of anode terminal driving circuits that must supply a large current. As a result, the number of types of driver IC to be prepared may be decreased to down the product cost. 15

BRIEF DESCRIPTION OF THE DRAWINGS

[0019]

35

Fig.1 is a diagram illustrating a conventional lightemitting thyristor matrix array.

Fig.2 is a diagram illustrating a chip of an embodiment of the light-emitting thyristor matrix array according to the present invention.

Figs.3A and 3B are diagrams illustrating the structure of a light-emitting thyristor.

Fig.4 is a graph showing the calculated length of a short side of the chip when the number M of gateselecting lines is varied in the light-emitting thyristor matrix array having 128 light-emitting points of 600 dpi.

Fig.5 is a graph showing the calculated length of a short side of the chip when the number M of gateselecting lines is varied in the light-emitting thyristor matrix array having 192 light-emitting points of 600 dpi.

Fig.6 is a graph showing the calculated length of a short side of the chip when the number M of gateselecting lines is varied in the light-emitting thyristor matrix array having 256 light-emitting points of 1200 dpi.

Fig.7 is a graph showing the calculated length of a short side of the chip when the number M of gateselecting lines is varied in the light-emitting thyristor matrix array having 512 light-emitting points of 2400

Fig.8 is a diagram illustrating an example of a driver

Fig.9 is a diagram illustrating an example of connection between the light-emitting thyristor matrix array of 128 light-emitting points/600 dpi/4 gate-selecting lines and the driver IC by bonding wires.

Fig. 10 is a diagram illustrating an example of connection between the light-emitting thyristor matrix array of 192 light-emitting points/900 dpi/6 gate-selecting lines and the driver IC by bonding wires.

Fig.11 is a diagram illustrating an example of connection between the light-emitting thyristor matrix array of 256 light-emitting points/1200 dpi/8 gateselecting lines and the driver IC by bonding wires. Fig.12 is a diagram illustrating another example of a driver IC.

Fig.13 is a diagram illustrating an example of connection between the light-emitting thyristor matrix array of 128 light-emitting points/600 dpi/4 gate-selecting lines and the driver IC by bonding wires. Fig.14 is a diagram illustrating another example of connection between the light-emitting thyristor matrix array of 128 light-emitting points/600 dpi/4 gate-selecting lines and the driver IC by bonding wires. Fig.15 is a diagram illustrating another example of a conventional light-emitting thyristor matrix array.

BEST MODE FOR CARRYING OUT THE INVENTION

[0020] A preferred embodiment of a light-emitting thyristor matrix array according to the present invention will now be described with reference to the drawings.

Embodiment 1

[0021] Referring to Fig.2, there is shown a chip of an embodiment of a light-emitting thyristor matrix array. Figs.3A and 3B show a structure of a light-emitting thyristor used in this matrix array.

[0022] The structure of a light-emitting thyristor will now be described with reference to Figs.3A and 3B. Fig. 3A is a plan view and Fig.3B a cross-sectional view taken along the X-X' line in Fig.3A. A light-emitting thyristor 20 has a structure such that an n-type semiconductor layer 22, a p-type semiconductor layer 23, an n-type semiconductor layer 24, a p-type semiconductor layer 25 are stacked in turn on an n-type semiconductor substrate 21, an anode electrode 26 is formed on the p-type semiconductor layer 25, and a gate electrode 27 is formed on the n-type semiconductor layer 24. A cathode electrode (not shown) is formed on the bottom side of the n-type semiconductor substrate 21.

[0023] A light-emitting thyristor matrix array chip 8 shown in Fig.2 has a structure such that 128 light-emitting thyristor 20 are arrayed in one line in 600 dpi (dots per inch), bonding pad 10 are arrayed in one line parallel to the array of thyristors, and a plurality of gate-selecting lines are arrayed in parallel with the array of thyristors.

[0024] 75µm or more is required for the array pitch of bonding pads 10 due to the capability of a wire bonding machine. The width of the bonding pad 10 in a direction of the short side of the chip is 150µm. Also, the width of one gate-selecting line 30 is 15µm.

[0025] In the chip structure described above, the length of a short side of the chip is calculated when the number of gate-selecting lines is changed. The calculated result is shown in a graph of Fig.4. M is an integer by which 128 may be divided, so that M is selected from a group of 1, 2, 4, 8, 16, 32, 64, 128. It is recognized from the graph of Fig.4 that a short side length of the

chip is minimum at M=2. However, in the case of M=2, the array pitch of bonding pads is about 80 µm which is near to the critical value p, so that a high performance bonding is required. In the case of M=4 or 8, the number of bonding pads is decreased compared with the case of M=2, as a result the array pitch of bonding pads may be increased. Therefore, it is preferable to select the value M within 4 and 8.

6 Embodiment 2

[0026] A light-emitting thyristor matrix array having . 192 light-emitting points of 600 dpi will now be considered. Fig.5 shows a graph of the calculated result of a short side length of the chip when the number of gateselecting lines is changed as in the embodiment 1. In this matrix array, the number of the value M by which 192 may be divided is increased because 192 is expressed as $192=2^6 \times 3$ and then includes a prime factor of 3. Consequently, M may be selected from a group of 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96, and 192. The short side length of the chip is minimum at M=2. However, when the value of M becomes larger, there is a merit in that the array pitch of the bonding pads becomes larger, so that the range capable of selecting the value of M is expanded to the condition of ≤ 8 as in the embodiment 1. That is, it is recognized that the value of M is preferably selected from a group of 3, 4, 6, and 8.

Embodiment 3

[0027] A light-emitting thyristor matrix array having 256 light-emitting points of 1200 dpi will now be considered. Fig.6 shows a graph of the calculated result of a short side length of the chip when the number of gate-selecting lines is changed as the embodiment 1. It is recognized from the graph of Fig.6 that M is preferably selected from a group of 4, 8 and 16.

Embodiment 4

[0028] A light-emitting thyristor matrix array having 512 light-emitting points of 2400 dpi will now be considered. Fig.7 shows a graph of the calculated result of a short side length of the chip when the number of gate-selecting lines is changed as the embodiment 1. It is recognized from the graph of Fig.7 that M is preferably selected from a group of 8, 16 and 32.

Embodiment 5

[0029] A driver circuit (IC; Integrated Circuit) for the matrix array including 32 × n (n=4, 6 or 8) light-emitting points will now be considered. Fig.8 shows a driver IC commonly applicable to three types of light-emitting thyristor matrix array chip of 128 light-emitting points/600 dpi/4 gate-selecting lines, 192 light-emitting points/900 dpi/6 gate-selecting lines, and 256 light-emitting points/

1200 dpi/8 gate-selecting lines.

[0030] The driver IC consists of a gate-selecting line driving circuit 40 and an anode terminal driving circuit 50. The gate-selecting line driving circuit 40 is comprised of a 8 bit serial input/parallel output shift register 100. Reference numerals 131-138 designate gate-selecting signal output terminals which are connected to the bonding pads for the gate-selecting lines G_1 - G_n .

[0031] After resetting the shift register 100 (all bits are set to High level) a reset terminal 102, an input terminal 101 is set to Low level and a clock is supplied to a terminal 103 in order to shift in turn the state of L level to cause the output terminals 131-138 L level in turn. When the ith gate-selecting line G_i is at L level, thyristors connected to the line G_i are possible to be lighted up. In this manner, the output terminal 131-138 outputs a "selecting" signal at one output terminal and "no-selecting" signals at other output terminals in order to select one gate-selecting line.

[0032] The number of gate-selecting lines is n in the light-emitting thyristor matrix array having 32 \times n (n=4,6, or 8) light-emitting points, so that the gate-selecting line G_1 is required to be caused L level after the gate-selecting line G_n is caused to be L level. Therefore, the input terminal 101 is again caused L level at a next timing after the gate-selecting line G_n is made L level, and a clock is supplied to the terminal 103 to cause the gate-selecting line G_1 L level.

[0033] The anode terminal driving circuit 50 may drive 32 light-emitting points at the same time. The light output of the light-emitting thyristors may be regulated by current sources 420 of current driving circuits 400. The value of current output from the current sources 420 may be controlled by a current value data (6 bits) input supplied to input terminals 422, and currents are output from terminals 501-532 based on the state of current output permitting terminals 421.

[0034] A serial signal supplied to a data input terminal 201 is divided into 32 sets of 6 bits data to generate a current value data by a shift register 200 having a reset terminal 202 and a clock terminal 203. The current value data is held in a latch 230 having a latch terminal 231 and then input to the current value data input terminal 422. The shift register 200 comprises a data output terminal 210 which may be connected to a data input terminal 201 of an adjacent driver IC. As a result, the number of current data line in an optical writing head may be decreased.

[0035] A serial signal supplied to a data input terminal 301 is divided into 32 sets of 1 bit data to generate an image data by a shift register 300 having a reset terminal 302 and a clock terminal 303. The image data is held by a latch 330 having a latch terminal 331 and then input to one input terminal of an AND gate 401, to the other input terminal thereof a light emission permitting terminal 430 is connected. The output terminal of the AND gate 410 constitutes said current output permitting terminal 421. The shift register 300 comprises a data out-

put terminal 310 which may be connected to a data input terminal 301 of an adjacent driver IC. As a result, the number of image data lines in the optical writing head may be decreased.

[0036] Fig.9 shows an example in which an driver IC 600 having the structure described above is connected through bonding wires to a light-emitting thyristor matrix array chip 700 of 128 light-emitting point/600 dpi/4 gate-selecting lines. The output terminals 501, 502, 503, ..., and 532 of the anode terminal driving circuit 50 of the drive IC 600 are connected to anode terminals A_1 , A_2 , ..., and A_{32} of the matrix array chip 700 by bonding wires 45 respectively, and the output terminals 131, 132, 133 and 134 of the gate-selecting line driving circuit 40 of the driver IC 600 are connected to gate-selecting terminals G_1 , G_2 , G_3 , and G_4 of the chip 700 by bonding wires 55 respectively.

[0037] Fig.10 shows an example in which the driver IC 600 described above is connected through bonding wires to a light-emitting thyristor matrix array chip 710 of 192 light-emitting points/900 dpi/6 gate-selecting lines. The output terminals 501, 502, 503, ..., and 532 of the drive IC 600 are connected to the anode terminals $A_1, A_2, ...,$ and A_{32} of the matrix array chip 710 by bonding wires 45 respectively, and the output terminals 131, 132, 133, 134, 135, and 136 are connected to gate-selecting terminals G_1, G_2, G_3, G_4, G_5 , and G_6 of the chip 710 by bonding wires 55 respectively.

[0038] Fig.11 shows an example in which the driver IC 600 described above is connected through bonding wires to a light-emitting thyristor matrix array chip 720 of 256 light-emitting points/1200 dpi/8 gate-selecting lines. The output terminals 501, 502, 503, ..., and 532 of the drive IC 600 are connected to the anode terminals A₁, A₂, ..., and A₃₂ of the matrix array chip 720 by bonding wires 45 respectively, and the output terminals 131, 132, 133, 134, 135, 136, 137, and 138 are connected to gate-selecting terminals G₁, G₂, G₃, G₄, G₅, G₆, G₇, and G₈ of the chip 720 by bonding wires 55 respectively.

Embodiment 6

[0039] Another example of a driver IC for the matrix array including 32×n (n≈4, 6 or 8) light-emitting points will now be considered. Fig.12 shows a driver IC commonly applicable to three types of light-emitting thyristor matrix array chip of 128 light-emitting points/600 dpi/4 gate-selecting lines, 192 light-emitting points/900 dpi/6 gate-selecting lines, and 256 light-emitting points/1200 dpi/8 gate-selecting lines. The driver IC consists of an anode driving circuit 60, and a gate-selecting line driving circuit (not shown) is provided outside the driver IC.

[0040] The anode terminal driving circuit 60 may drive 32 light-emitting points at the same time. The light output of the light-emitting thyristors may be regulated by current sources 420 of current driving circuits 400. The value of current output from the current sources 420 may be controlled by a current value data (6 bits) input sup-

plied to input terminals 422, and currents are output from terminals 501-532 based on the state of current output permitting terminals 421.

[0041] A serial signal supplied to a data input terminal 201 is divided into 32 sets of 6 bits data to generate a current value data by a shift register 200 having a reset terminal 202 and a clock terminal 203. The current value data is held in a latch 230 having a latch terminal 231 and then input to the current value data input terminal 422. The shift register 200 comprises a data output terminal 210 which may be connected to a data input terminal 201 of an adjacent driver IC. As a result, the number of current data line in an optical writing head may be decreased.

[0042] A serial signal supplied to a data input terminal 301 is divided into 32 sets of 1 bit data to generate an image data by a shift register 300 having a reset terminal 302 and a clock terminal 303. The image data is held by a latch 330 having a latch terminal 331 and then input to one input terminal of an AND gate 401, to the other input terminal thereof a light emission permitting terminal 430 is connected. The output terminal of the AND gate 410 constitutes said current output permitting terminal 421. The shift register 300 comprises a data output terminal 310 which may be connected to a data input terminal 301 of an adjacent driver IC. As a result, the number of image data lines in the optical writing head may be decreased. Fig.13 shows an example in which an driver IC 601 having the structure described above is connected to a light-emitting thyristor matrix array chip 730 of 128 light-emitting points/600 dpi/4 gate-selecting lines by bonding wires. The anode terminals A1, A2, ..., and A₃₂ of the matrix array chip 730 are connected to the output terminals 501, 502, ..., and 532 of the driver IC 600 by the bonding wires 65 respectively. The gateselecting terminals G1, G2, G3, and G4 are directly connected to bonding pads on a printed circuit board (not shown) by bonding wires. It is noted that the reference numeral 62 denotes a part of the circuit as shown in Fig. 12.

Embodiment 7

[0043] The gate-selecting terminals G_1 , G_2 , G_3 , and G_4 of the light-emitting thyristor matrix array chip 730 are connected to the bonding pads on the printed circuit board, and the anode terminals A_1 , A_2 , A_3 , ..., and A_{32} are connected to the bonding pads on the driver IC in the embodiment 6 described above. In such a case, a bonding process is difficult because the height of the printed circuit board is different from that of the driver IC. [0044] In order to avoid this, lines 740 for passing the gate-selecting lines are provided on the driver IC 601 according to the present embodiment. The gate-selecting terminals G_1 , G_2 , G_3 , and G_4 are connected to the lines 740 by bonding wires 75, respectively.

Embodiment 8

[0045] In the embodiments 1-7 described above, the light-emitting thyristor matrix array shown in Fig.1 is used. While the gates of the thyristors are connected to selecting lines in the light-emitting thyristor matrix array of Fig.1, the anodes may be connected to selecting lines. Fig.15 shows the light-emitting thyristor matrix array in which the anodes are connected to selecting lines. [0046] Gates of thyristors in each group are commonly connected to gate terminals G₁, G₂, G₃, ..., respectively, anodes of thyristors in each group are separately

[0046] Gates of thyristors in each group are commonly connected to gate terminals G_1 , G_2 , G_3 , ..., respectively, anodes of thyristors in each group are separately connected to anode-selecting lines A_1 - A_4 , and cathodes of all the thyristor are commonly connected to a cathode line K.

[0047] In this light-emitting thyristor matrix array, when the cathode line K is at L level and an anode-selecting line A_i is at H level while one gate terminal G_j being at L level and the others H level, a light-emitting thyristors $T_{i+4(i-1)}$ is lighted up.

[0048] In comparison with the structure of Fig.1, the number of anode terminals is reduced, so that the structure of a driver circuit becomes simple because the number of buffer circuit having a large current capacity is decreased.

[0049] While the cathode of the light-emitting thyristors are commonly connected in all the embodiment described hereinbefore, the structure in which the anodes of the thyristor are commonly connected is common is possible.

INDUSTRIAL APPLICABILITY

[0050] According to the present invention, the lightemitting thyristor matrix array in which the area of a chip is small may be presented, and the driver circuit may be implemented which is commonly applicable to a plurality of light-emitting thyristor matrix array having different resolution.

Claims

40

 A light-emitting thyristor matrix array formed on a chip comprising:

N (N is an integer ≥ 2) three-terminal light-emitting thyristors arrayed in one line in parallel with the long side of the chip; and a plurality of bonding pads arrayed in one line in parallel with the long side of the chip.

The light-emitting thyristor matrix array of claim 1, further comprising:

a common terminal to which cathodes or anodes of the N light-emitting thyristors are connected; and

10

20

M (M is an integer≥2) gate-selecting lines;

wherein the gate of kth light-emitting thyristor is connected to ith [i={(k-1) MOD M} +1] gate-selecting line Gi,

the anode or cathode which is not connected to the common terminal of the kth light-emitting thyristor is connected to jth $[j=\{(k-i)/M\}+1]$ anode terminal A_i or cathode terminal K_i.

- 3. The light-emitting thyristor matrix array of claim 2, wherein the number M of the gate-selecting lines satisfies the relationship of L/{(N/M)+M}>p (L is a length of the long side of the chip and p is a critical value of the array pitch of the bonding pads).
- 4. The light-emitting thyristor matrix array of claim 3, wherein the critical value p of the array pitch of the bonding pads is about 75µm.
- 5. The light-emitting thyristor matrix array of claim 3, wherein when a prime factor for N is 2 only, the number M of the gate-selecting lines is the smallest integer, next smaller integer, or third smaller integer.
- 6. The light-emitting thyristor matrix array of claim 3, wherein when prime factors for N are 2 and 3 only, the number M of the gate-selecting lines is the smallest integer, next smaller integer, third smaller integer, fourth smaller integer, or fifth smaller inte-
- 7. The light-emitting thyristor matrix array of claim 1, further comprising:

a common terminal to which cathodes or anodes of the N light-emitting thyristors are connected: and

M (M is an integer≥2) anode-selecting lines or cathode-selecting lines;

wherein the anode or cathode of kth lightemitting thyristor is connected to ith [i={(k-1) MOD M) +1) anode-selecting line Ai or cathode-selecting

the gate of the kth light-emitting thyristor is connected to jth $[j=\{(k-i)/M\}+1]$ gate terminal G_i

- The light-emitting thyristor matrix array of claim 7, wherein the number M of the anode-selecting lines or cathode-selecting lines satisfies the relationship of $L/{(N/M)+M}>p$ (L is a length of the long side of the chip and p is a critical value of the array pitch of the bonding pads).
- 9. The light-emitting thyristor matrix array of claim 8, wherein the critical value p of the array pitch of the bonding pads is about 75µm.

10. The light-emitting thyristor matrix array of claim 8, wherein when a prime factor for N is 2 only, the number M of the anode-selecting lines or cathodeselecting lines is the smallest integer, next smaller integer, or third smaller integer.

12

- 11. The light-emitting thyristor matrix array of claim 8, wherein when prime factors for N are 2 and 3 only, the number M of the anode-selecting lines or cathode-selecting lines is the smallest integer, next smaller integer, third smaller integer, fourth smaller integer, or fifth smaller integer.
- 12. A driver circuit for driving the light-emitting thyristor 15 matrix array according to any one of claims 2-6, comprising:


a circuit for driving the gate-selecting lines; and a circuit for driving the anode terminals or cathodes terminal:

wherein the circuit for driving the gate-selecting lines including even number of gate-selecting signal output terminals and a circuit for outputting a "selecting" signal to one of the gate-selecting signal output terminals and "no-selecting" signal to the others of the gate-selecting signal output terminal, with the terminal to which the "selecting" signal is supplied being switched in turn.


- 13. The driver circuit of claim 12, wherein a serial input/ parallel output shift register is used for the circuit for driving the gate-selecting lines.
- 35 14. The driver circuit of claim 13, wherein the number of the gate-selecting signal output signal terminals is any one of 4, 6, 8, 12 and 16.

55


40




F I G. 1




F I G. 2




F I G. 3 A




F I G. 3 B




F I G. 4




F I G.5




F I G. 6




F I G. 7




F I G. 8




F I G. 9




F I G.10




F I G.11




F I G.12



F I G.13



F I G. 14



F I G. 15

EP 1 168 462 A1

INTERNATIONAL SEARCH REPORT	International application PCT/JP01	No. /00623
INTERNATIO		
A. CLASSIFICATION OF SUBJECT MATTER Int.Cl7 H01L 33/00 Line Classification and IPC		
According to International Patent Classification (IPC) or to both national classification and IPC According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCH (classification system to the state of t		
Toroku Jitsuyo Roho 1996-2001 Toroku Jitsuyo Roho 1996-2001		
Documentation searched other than him and the search searc		
Electronic data base consulted during the international		
TO BE RELEVANT	A MARCHOPES	Relevant to claim No.
C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate JP, 3-194978, A (Nippon Sheet Glass JP, 3-194978, 1991 (26.08.91),	of the relevant passages Company, Limited),	1
JP, 3-194978, A (26.08.91), 26 August, 1991 (26.08.91),		2-14
X Full text; Figs. 1 to 4		2-14
Y Y JP, 9-150543, A (Canon Inc.), 10 June, 1997 (10.06.97), 10 June, 1997 (10.06.97), Full text; Figs. 1 to 8 (Family: none) Full text; Figs. 2 to 8 (Family: none)		, 2-14
JP. 9-216416, A (Nippon Sheet)		2-14
19 August, 1997 (1 to 16 (Family Limited), Full text; Figs. 1 to 16 (Family Limited), Y Jp, 9-283792, A (Nippon Sheet Glass Company, Limited), Jp, 9-283792, A (Nippon Sheet Glass Company, Limited), Jp, 9-283792, A (Nippon Sheet Glass Company, Limited), Jp, 9-283792, The state of the st		
Pull text; 1-3		
Pox C. See patent family annex.		
Purther documents are listed in the continuation of Document published after the underlying the invention of priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not in conflict with the application but enter the priority date and not inconflict with the priority date and not inconflict with		
considered to be of particular relevance, the claimed invention cannot see earlier document but published on or after the intertaints of the carrier document but published on priority claim(s) or which is earlier document but published on priority claim(s) or which is document of particular relevance; the claimed invention cannot see the document is document in the document of particular relevance; the claimed invention cannot see the document is document of particular relevance; the claimed invention cannot see the document is document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particular relevance; the claimed invention cannot see the document of particula		
document referring to an oral discussion. "A" document measure of the international filing date but later and the international search report from the international filing date but later and the international search report from the		
Date of the actual completion of the international search 23 April, 2001 (23.04.01) Authorized officer		
Name and mailing address of the ISA/ Japanese Patent Office	Telephone No.	

Facsimile No.
Form PCT/ISA/210 (second sheet) (July 1992)